Parallel Binary Adders with a Minimum Number of Connections
From MaRDI portal
Publication:3318686
DOI10.1109/TC.1983.1676144zbMATH Open0534.94012OpenAlexW1828395844MaRDI QIDQ3318686FDOQ3318686
Authors: Akito Sakurai, Saburo Muroga
Publication date: 1983
Published in: IEEE Transactions on Computers (Search for Journal in Brave)
Full work available at URL: https://doi.org/10.1109/tc.1983.1676144
Recommendations
- scientific article; zbMATH DE number 3873237
- Parallel multipliers with NOR gates based on G-minimum adders
- Logic Networks with a Minimum Number of NOR(NAND) Gates for Parity Functions of n Variables
- Binary adder circuits of asymptotically minimum depth, linear size, and fan-out two
- Publication:3033322
Cited In (6)
- Minimal digit sets for parallel addition in non-standard numeration systems
- Title not available (Why is that?)
- Parallel multipliers with NOR gates based on G-minimum adders
- Title not available (Why is that?)
- Logic Networks with a Minimum Number of NOR(NAND) Gates for Parity Functions of n Variables
- Two operand binary adders with threshold logic
This page was built for publication: Parallel Binary Adders with a Minimum Number of Connections
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3318686)