scientific article; zbMATH DE number 3906401

MaRDI QIDQ3684043zbMATH OpenFDO

Authors Saburo Muroga

Publication date 1985

zbMATH Keywords

integer programming logic designintrinsic logic operationsminimizationNAND gatesnetworks of negative gatesPLAtransfer gates

Mathematics Subject Classification ID

Recommendations

• scientific article; zbMATH DE number 3902554
• scientific article; zbMATH DE number 273668
• Logic Networks with a Minimum Number of NOR(NAND) Gates for Parity Functions of n Variables
• scientific article; zbMATH DE number 194888
• Input Variable Assignment and Output Phase Optimization of PLA's

Cited in

(5)

• Influence of the driver and active load threshold voltage in design of pseudo-NMOS logic
• Parallel multipliers with NOR gates based on G-minimum adders
• scientific article; zbMATH DE number 3902554 (Why is no real title available?)
• Digital Electronics: A Primer
• scientific article; zbMATH DE number 5240473 (Why is no real title available?)

This page was built for publication:

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3684043)