A novel decimal logarithmic converter based on first-order polynomial approximation

DOI10.1007/S00034-011-9365-YzbMATH Open1300.68061OpenAlexW2049681033MaRDI QIDQ453697FDOQ453697

Authors: Dongdong Chen, Seok-Bum Ko 

Publication date: 27 September 2012

Published in: Circuits, Systems, and Signal Processing (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1007/s00034-011-9365-y

Recommendations

• Error-free algorithm and architecture of radix-10 logarithmic converter
• Method of binary log-antilog evaluation in hardware for fast arithmetic- logical units. I
• On the fast generation of base-k logarithm
• An improved residue-to-binary converter
• An iterative method for improving decimal calculations on computers

zbMATH Keywords

FPGAdecimal computer arithmeticdecimal logarithmic converterfirst-order polynomial approximation

Mathematics Subject Classification ID

Randomized algorithms (68W20) Mathematical problems of computer architecture (68M07)

Cites Work

• Generation of Products and Quotients Using Approximate Binary Logarithms for Digital Filtering Applications
• Title not available (Why is that?)

Cited In (5)

• Signal approximations based on nonlinear and optimal piecewise affine functions
• Error-free algorithm and architecture of radix-10 logarithmic converter
• Complete factorization of the \(2m\)-band paraunitary polyphase matrix with multiple centers of symmetry
• Optimal nonlinear signal approximations based on piecewise constant functions
• Method of binary log-antilog evaluation in hardware for fast arithmetic- logical units. I

Uses Software

• SLEEF
• Xilinx

This page was built for publication: A novel decimal logarithmic converter based on first-order polynomial approximation

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q453697)