High-Speed Parallel Architectures for Linear Feedback Shift Registers

DOI10.1109/TSP.2011.2159495MaRDI QIDQ4573199zbMATHOpenAlexFDO

Authors Manohar Ayinala, Keshab K. Parhi

Publication date 18 July 2018

Published in IEEE Transactions on Signal Processing (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1109/tsp.2011.2159495

Mathematics Subject Classification ID

Communication theory (94A05) Shift register sequences and sequences over finite alphabets in information and communication theory (94A55) Transformations (93B17)

Recommendations

• Searching for nonlinear feedback shift registers with parallel computing
• scientific article; zbMATH DE number 1857536
• Efficient linear feedback shift registers with maximal period
• Fast skew-feedback shift-register synthesis
• Linear feedback shift register optimizations
• Linearized Shift-Register Synthesis
• Parallel decomposition of nonautonomous 2-linear shift registers
• Parallel-sequential nets of shift-registers
• On high-speed computing with a programmable linear array

Cited in

(3)

• scientific article; zbMATH DE number 1857536 (Why is no real title available?)
• Searching for nonlinear feedback shift registers with parallel computing
• Cascade parallel \(\vec k\)-nets of shift registers

This page was built for publication: High-Speed Parallel Architectures for Linear Feedback Shift Registers

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4573199)