Neural Networks and Systolic Array Design

DOI10.1142/4878zbMATH Open1009.68118OpenAlexW589810062MaRDI QIDQ4779919FDOQ4779919

Authors:

Publication date: 29 October 2002

Published in: Series in Machine Perception and Artificial Intelligence (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1142/4878

Recommendations

• Parallel algorithms/architectures for neural networks
• On the systolic implementation of associative memory artificial neural networks
• Systolic VLSI and FPGA Realization of Artificial Neural Networks
• Mapping of neural network models onto systolic arrays
• scientific article; zbMATH DE number 1259204

zbMATH Keywords

artificial neural networkssystolic arrayparallel implementationNeural networksSystolic array design

Mathematics Subject Classification ID

Learning and adaptive systems in artificial intelligence (68T05) Collections of articles of miscellaneous specific interest (00B15) Proceedings, conferences, collections, etc. pertaining to computer science (68-06)

Cited In (10)

• A coprocessor architecture for fast protein structure prediction
• Neural network-based design approach for submicron MOS integrated circuits
• Title not available (Why is that?)
• Title not available (Why is that?)
• Mapping of neural network models onto systolic arrays
• Title not available (Why is that?)
• Title not available (Why is that?)
• A VLSI systolic architecture for solving DBT-transformed fuzzy clustering problems of arbitrary size
• Title not available (Why is that?)
• Systolic VLSI and FPGA Realization of Artificial Neural Networks

This page was built for publication: Neural Networks and Systolic Array Design

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4779919)