Defect-tolerant logic mapping for nanocrossbars based on two-dimensional sort

DOI10.1007/978-90-481-9794-1_74MaRDI QIDQ4932750zbMATH OpenOpenAlexFDO

Authors Sezer Gören, H. Fatih Uğurdağ, Okan Palaz

Publication date 6 October 2010

Published in Lecture Notes in Electrical Engineering (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1007/978-90-481-9794-1_74

zbMATH Keywords

2D-Sortsearch spacetwo-dimensional sort

Mathematics Subject Classification ID

Searching and sorting (68P10)

Recommendations

• Defect-tolerance in cellular nanocomputers
• Reconfiguring Circuits Around Defects in Self-Timed Cellular Automata
• Online Marking of Defective Cells by Random Flies
• Yield analysis of partial defect tolerant bit-plane array
• A defect localization scheme for cellular nanocomputers

Cited in

(1)

• Yield analysis of partial defect tolerant bit-plane array

This page was built for publication: Defect-tolerant logic mapping for nanocrossbars based on two-dimensional sort

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4932750)