scientific article; zbMATH DE number 5042671

MaRDI QIDQ5480167zbMATHFDO

Authors Victor Khomenko, Maciej Koutny, Alex Yakovlev

Publication date 26 July 2006

zbMATH Keywords

Petri netsincremental SATlogic synthesisasynchronous circuitsautomated synthesisSTGself-timed circuitsnet unfoldingspartial order techniquessignal transition graphs

Mathematics Subject Classification ID

Models and methods for concurrent and distributed computing (process algebras, bisimulation, transition nets, etc.) (68Q85)

Recommendations

• scientific article; zbMATH DE number 139979
• scientific article; zbMATH DE number 1786640
• Logic Synthesis for Asynchronous Controllers and Interfaces
• Realization of automata by asynchronous logical circuits
• scientific article; zbMATH DE number 3601533
• scientific article; zbMATH DE number 3920392
• scientific article; zbMATH DE number 40780
• Applying Logic Synthesis for Speeding Up SAT
• scientific article; zbMATH DE number 3354921
• scientific article; zbMATH DE number 1955905

Cited in

(5)

• STG decomposition strategies in combination with unfolding
• Occurrence nets then and now: the path to structured occurrence nets
• Failures: Their Definition, Modelling and Analysis
• scientific article; zbMATH DE number 2112982 (Why is no real title available?)
• Combining Decomposition and Unfolding for STG Synthesis

Describes a project that uses

Uses Software

• Chaff
• Petrify

This page was built for publication:

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q5480167)