A programming approach to the design of asynchronous logic blocks

DOI10.1007/3-540-36190-1_2MaRDI QIDQ4417598zbMATH OpenFDO

Authors Mark B. Josephs, Dennis P. Furey

Publication date 29 July 2003

Published in Lecture Notes in Computer Science (Search for Journal in Brave)

Full work available at URL http://link.springer.de/link/service/series/0558/bibs/2549/25490034.htm

Mathematics Subject Classification ID

Mathematical problems of computer architecture (68M07) Models and methods for concurrent and distributed computing (process algebras, bisimulation, transition nets, etc.) (68Q85)

Recommendations

• Logic synthesis for asynchronous controllers and interfaces
• scientific article; zbMATH DE number 910722
• Hardware and Petri nets: Application to asynchronous circuit design
• A formal approach to designing delay-insensitive circuits
• scientific article; zbMATH DE number 1786640

Cited in

(8)

• CASCADE: A tool kernel supporting a comprehensive design method for asynchronous controllers
• Implementing asynchronous circuits on LUT based FPGAs
• Phased logic: supporting the synchronous design paradigm with delay-insensitive circuitry
• scientific article; zbMATH DE number 1786640 (Why is no real title available?)
• Building asynchronous circuits with JBits
• Logic synthesis for asynchronous controllers and interfaces
• scientific article; zbMATH DE number 910722 (Why is no real title available?)
• scientific article; zbMATH DE number 5042671 (Why is no real title available?)

Describes a project that uses

Uses Software

• Petrify

This page was built for publication: A programming approach to the design of asynchronous logic blocks

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4417598)