Implementing asynchronous circuits on LUT based FPGAs

DOI10.1007/3-540-46117-5_6MaRDI QIDQ4407280zbMATH OpenFDO

Authors Quoc Thai Ho, Jean-Baptiste Rigaud, Laurent Fesquet, Robin Rolland, Marc Renaudin

Publication date 29 June 2003

Published in Lecture Notes in Computer Science (Search for Journal in Brave)

Full work available at URL http://link.springer.de/link/service/series/0558/bibs/2438/24380036.htm

Mathematics Subject Classification ID

Computing methodologies and applications (68U99)

Recommendations

• A programming approach to the design of asynchronous logic blocks
• scientific article; zbMATH DE number 1751919
• scientific article; zbMATH DE number 1786640
• scientific article; zbMATH DE number 910722
• Asynchronous datapaths and the design of an asynchronous adder
• Performance Enhancement of Asynchronous Circuits

Cited in

(2)

• Building asynchronous circuits with JBits
• scientific article; zbMATH DE number 910722 (Why is no real title available?)

This page was built for publication: Implementing asynchronous circuits on LUT based FPGAs

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4407280)