Building asynchronous circuits with JBits

DOI10.1007/3-540-44687-7_68MaRDI QIDQ4787328zbMATH OpenFDO

Authors Eric Keller

Publication date 6 January 2003

Published in Lecture Notes in Computer Science (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1007/3-540-44687-7_68

Mathematics Subject Classification ID

Mathematical problems of computer architecture (68M07) Computing methodologies and applications (68U99)

Recommendations

• Implementing asynchronous circuits on LUT based FPGAs
• scientific article; zbMATH DE number 1786640
• A programming approach to the design of asynchronous logic blocks
• scientific article; zbMATH DE number 4204281
• Decomposition in asynchronous circuit design
• Decomposition in asynchronous circuit design
• Decomposition of Asynchronous Sequential Switching Circuits
• Asynchronous datapaths and the design of an asynchronous adder

Cited in

(4)

• scientific article; zbMATH DE number 2088656 (Why is no real title available?)
• Robust asynchronous implementation of Boolean functions on the basis of duality
• Testing asynchronous circuits: A survey
• Performance analysis of asynchronous circuits using Markov chains

This page was built for publication: Building asynchronous circuits with JBits

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4787328)