scientific article; zbMATH DE number 139979

MaRDI QIDQ4028336zbMATH OpenFDO

Authors Scott F. Smith, Amy E. Zwarico

Publication date 28 March 1993

zbMATH Keywords

specificationcorrectness of specification ruleslarge asynchronous circuitspost hoc verification techniques

Mathematics Subject Classification ID

Modes of computation (nondeterministic, parallel, interactive, probabilistic, etc.) (68Q10) Fault detection; testing in circuits and networks (94C12)

Recommendations

• On process-algebraic verification of asynchronous circuits
• scientific article; zbMATH DE number 5286871
• scientific article; zbMATH DE number 3861073
• scientific article; zbMATH DE number 5507693
• Verification of asynchronous circuits using timed automata
• Hierarchical verification of asynchronous circuits using temporal logic
• scientific article; zbMATH DE number 1786640
• scientific article; zbMATH DE number 1955911

Cited in

(11)

• scientific article; zbMATH DE number 1421020 (Why is no real title available?)
• Logic Synthesis for Asynchronous Controllers and Interfaces
• scientific article; zbMATH DE number 1949617 (Why is no real title available?)
• scientific article; zbMATH DE number 5507693 (Why is no real title available?)
• scientific article; zbMATH DE number 1786640 (Why is no real title available?)
• Retargeting a hardware compiler using protocol converters
• An exercise in the automatic verification of asynchronous designs
• scientific article; zbMATH DE number 5042671 (Why is no real title available?)
• scientific article; zbMATH DE number 1955907 (Why is no real title available?)
• Concurrent Rewriting Semantics and Analysis of Asynchronous Digital Circuits
• Synthesis of delay-verifiable combinational circuits

This page was built for publication:

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4028336)