scientific article; zbMATH DE number 139979
From MaRDI portal
Publication:4028336
zbMATH Open0759.94022MaRDI QIDQ4028336FDOQ4028336
Authors: Scott F. Smith, Amy E. Zwarico
Publication date: 28 March 1993
Title of this publication is not available (Why is that?)
Recommendations
- On process-algebraic verification of asynchronous circuits
- scientific article; zbMATH DE number 5286871
- scientific article; zbMATH DE number 3861073
- scientific article; zbMATH DE number 5507693
- Verification of asynchronous circuits using timed automata
- Hierarchical verification of asynchronous circuits using temporal logic
- scientific article; zbMATH DE number 1786640
- scientific article; zbMATH DE number 1955911
specificationcorrectness of specification ruleslarge asynchronous circuitspost hoc verification techniques
Modes of computation (nondeterministic, parallel, interactive, probabilistic, etc.) (68Q10) Fault detection; testing in circuits and networks (94C12)
Cited In (11)
- Title not available (Why is that?)
- Logic Synthesis for Asynchronous Controllers and Interfaces
- Title not available (Why is that?)
- Title not available (Why is that?)
- Title not available (Why is that?)
- Retargeting a hardware compiler using protocol converters
- An exercise in the automatic verification of asynchronous designs
- Title not available (Why is that?)
- Title not available (Why is that?)
- Concurrent Rewriting Semantics and Analysis of Asynchronous Digital Circuits
- Synthesis of delay-verifiable combinational circuits
This page was built for publication:
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4028336)