Ramp up/down functional unit to reduce step power
Because the inductive noise \(Ldi/dt\) is induced by the power change and can have disastrous impact on the timing and reliability of the system, high-performance CPU designs are more concerned with the step power reduction instead of the average power reduction. The step power is defined as the power difference between the previous and present clock cycles, and represents the \(Ldi/dt\) noise at the microarchitecture level. Two mechanisms at the microarchitecture level are proposed in this paper to reduce the step power of the floating point unit (FPU), as FPU is the potential hot spot of \(Ldi/dt\) noise. The two mechanisms, ramping up and ramping down FPU based on instruction fetch queue (IFQ) scanning and \(PC+N\) instruction prediction, can meet any specific step power constraint. We implement and evaluate the two mechanisms using a performance and power simulator based on the SimpleScalar toolset. Experiments using SPEC95 benchmarks show that our method reduces the performance loss by a factor of four when compared to a recent work. For the entire collection see [Zbl 0976.68585].
This page was built for publication: Ramp up/down functional unit to reduce step power
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q2763237)
