A comparison of two architectural power models
Reducing power, on both a per cycle basis and as the total energy used over the lifetime of an application, has become more important as small and embedded devices become increasingly available. A variety of techniques are available to reduce power, but it is difficult to quantify the benefits of these techniques early in the system design phase when processor architecture is being defined. Accurate tools that allow for exploration of the design space during this phase are crucial. This paper describes our experience with two such tools, the Cai-Lim power model and Wattch, which have been made available to the computer architecture community over the past year. We focus on how the models are constructed, the granularity of activity revealed by the models, the ability to understand \textit{why} particular power results are obtained and the accuracy of the models. We raise concerns about detailed simulations where the power model, the simulator model and the desired architecture to be simulated differ and the validity of data obtained in such situations. For the entire collection see [Zbl 0976.68585].
- A framework for modeling and estimating the energy dissipation of VLIW-based embedded systems
- Evaluation and choice of various branch predictors for low-power embedded processor
- SoftExplorer: estimating and optimizing the power and energy consumption of a C program for DSP applications
- Models for architectural power and power grid noise analysis on data bus
- scientific article; zbMATH DE number 1690164 (Why is no real title available?)
- scientific article; zbMATH DE number 1690169 (Why is no real title available?)
- scientific article; zbMATH DE number 1955867 (Why is no real title available?)
This page was built for publication: A comparison of two architectural power models
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q2763257)
