Retiming: Theory and practice

DOI10.1016/S0167-9260(97)00002-3MaRDI QIDQ4397085zbMATH OpenOpenAlexWikidataFDO

Authors Narendra Shenoy

Publication date 30 June 1998

Published in Integration (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1016/s0167-9260(97)00002-3

zbMATH Keywords

retimingsingle-clock edge-triggered sequential circuits

Mathematics Subject Classification ID

Computer system organization (68M99)

Recommendations

• Understanding retiming through maximum average-delay cycles
• Integration of retiming with architectural floorplanning
• Variables bounding based retiming algorithm.

Cited in

(17)

• Minimization of circuit registers: Retiming revisited
• Variables bounding based retiming algorithm.
• Combining extended retiming and unfolding for rate-optimal graph transformation
• The Retiming Lemma: A simple proof and applications
• On retiming for FPGA logic module minimization
• scientific article; zbMATH DE number 1260555 (Why is no real title available?)
• Understanding retiming through maximum average-delay cycles
• Optimizing two-phase, level-clocked circuitry
• Retiming-based partial scan
• scientific article; zbMATH DE number 1555989 (Why is no real title available?)
• scientific article; zbMATH DE number 1796127 (Why is no real title available?)
• scientific article; zbMATH DE number 1852154 (Why is no real title available?)
• Integration of retiming with architectural floorplanning
• Formal Methods in Computer-Aided Design
• Tools and Algorithms for the Construction and Analysis of Systems
• Implementation and Application of Automata
• Design and verification of pipelined circuits with timed Petri nets

This page was built for publication: Retiming: Theory and practice

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4397085)