Optimizing two-phase, level-clocked circuitry

DOI10.1145/256292.256301MaRDI QIDQ4371702zbMATH OpenOpenAlexFDO

Authors Alexander T. Ishii, Charles E. Leiserson, Marios C. Papaefthymiou

Publication date 22 January 1998

Published in Journal of the ACM (Search for Journal in Brave)

Full work available at URL http://www.acm.org/pubs/contents/journals/jacm/1997-44/

zbMATH Keywords

level-clocked circuitpolynomial-time algorithmstiming verification

Mathematics Subject Classification ID

Computer system organization (68M99)

Recommendations

• Retiming synchronous circuitry
• Understanding retiming through maximum average-delay cycles
• Retiming: Theory and practice
• Minimization of circuit registers: Retiming revisited

Cited in

(9)

• Variables bounding based retiming algorithm.
• Easy and difficult exact covering problems arising in VLSI power reduction by clock gating
• A new clocking algorithm based on polynomial manipulations
• Invited paper Data rate optimization in synchronous circuits
• Understanding retiming through maximum average-delay cycles
• Implementing and clustering modules with complex delays
• scientific article; zbMATH DE number 2068042 (Why is no real title available?)
• scientific article; zbMATH DE number 1555989 (Why is no real title available?)
• Minimum inserted buffers for clock period minimization

This page was built for publication: Optimizing two-phase, level-clocked circuitry

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4371702)