STAMP
From MaRDI portal
Cited in
(36)- An analytic framework for performance modeling of software transactional memory
- MiBench
- Window-based greedy contention management for transactional memory: theory and practice
- STMBench7
- SNZI
- Autolocker
- SPLASH-2
- Lee-TM
- Specomp
- PARSEC
- Minebench
- WormBench
- Feather-Trace
- A competitive analysis for balanced transactional memory workloads
- TPC-C
- ALPBench
- DiSTM
- SMV: selective multi-versioning STM
- ebsc
- scsd
- SPEC Benchmarks
- AtomCaml
- AVIO
- NOrec
- PhTM
- JudoSTM
- RingSTM
- tm_db
- TMunit
- TLRW
- Empirical Bayesian smoothing splines for signals with correlated errors: methods and applications
- Brief Announcement: On Implementing Software Transactional Memory in the C++ Memory Model
- Adaptive locks: combining transactions and locks for efficient concurrency
- Embedded-TM: energy and complexity-effective hardware transactional memory for embedded multicore systems
- Extensible transactional memory testbed
- Speculative parallelization of sequential loops on multicores
This page was built for software: STAMP
