Secure configuration of field programmable gate arrays

DOI10.1007/3-540-44687-7_15MaRDI QIDQ4786103zbMATH OpenFDO

Authors Tom Kean

Publication date 12 December 2002

Published in Lecture Notes in Computer Science (Search for Journal in Brave)

Full work available at URL http://link.springer.de/link/service/series/0558/bibs/2147/21470142

Mathematics Subject Classification ID

Mathematical problems of computer architecture (68M07) Computing methodologies and applications (68U99)

Recommendations

• scientific article; zbMATH DE number 522438
• scientific article; zbMATH DE number 1188118
• A novel watermarking technique for LUT based FPGA designs
• scientific article; zbMATH DE number 107990
• Secure integrated circuits and systems

Cited in

(6)

• Simulation-based analysis of SEU effects on SRAM-based FPGAs
• A novel watermarking technique for LUT based FPGA designs
• Keeping secrets in hardware: The Microsoft Xbox\(^{\text{TM}}\) case study
• Protection of Sensitive Security Parameters in Integrated Circuits
• A trusted host's authentication access and control model faced on user action
• Glitch and laser fault attacks onto a secure AES implementation on a SRAM-based FPGA

This page was built for publication: Secure configuration of field programmable gate arrays

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4786103)