Simulation-based analysis of SEU effects on SRAM-based FPGAs

DOI10.1007/3-540-46117-5_63MaRDI QIDQ4408159zbMATH OpenFDO

Authors Maurizio Rebaudengo, M. Sonza Reorda, Massimo Violante

Publication date 29 June 2003

Published in Lecture Notes in Computer Science (Search for Journal in Brave)

Full work available at URL http://link.springer.de/link/service/series/0558/bibs/2438/24380607.htm

Mathematics Subject Classification ID

Computing methodologies and applications (68U99)

Recommendations

• FPGA-based fault injection techniques for fast evaluation of fault tolerance in VLSI circuits
• Glitch and laser fault attacks onto a secure AES implementation on a SRAM-based FPGA
• A gate-level simulation environment for alpha-particle-induced transient faults
• Radiation-induced soft errors: a chip-level modeling perspective
• Secure configuration of field programmable gate arrays

Cited in

(8)

• Modeling and experimental study of soft error propagation based on cellular automaton
• New protection technique against unidirectional MEUs for FIR filters
• Radiation-induced soft errors: a chip-level modeling perspective
• A gate-level simulation environment for alpha-particle-induced transient faults
• FPGA-based fault injection techniques for fast evaluation of fault tolerance in VLSI circuits
• Scalable Application-Dependent Diagnosisof Interconnects of SRAM-Based FPGAs
• MC-ORACLE: a tool for predicting soft error rate
• Glitch and laser fault attacks onto a secure AES implementation on a SRAM-based FPGA

This page was built for publication: Simulation-based analysis of SEU effects on SRAM-based FPGAs

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4408159)