Serial diagnostic fault simulation for synchronous sequential circuits

DOI10.1016/S0167-9260(97)00020-5MaRDI QIDQ3840905zbMATH OpenOpenAlexFDO

Authors Shung-Chih Chen, Jer Min Jou

Publication date 13 August 1998

Published in Integration (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1016/s0167-9260(97)00020-5

zbMATH Keywords

diagnostic fault simulationindistinguishability classindistinguishable fault

Mathematics Subject Classification ID

Hardware implementations of nonnumerical algorithms (VLSI algorithms, etc.) (68W35)

Recommendations

• On fault simulation for synchronous sequential circuits
• Deductive fault simulation technique for asynchronous circuits
• Delay fault diagnosis in sequential circuits based on path tracing
• The parallel simulation of functional single-state-transition faults
• Efficient VLSI fault simulation

Cited in

(7)

• Efficient VLSI fault simulation
• Deductive fault simulation technique for asynchronous circuits
• Delay fault diagnosis in sequential circuits based on path tracing
• On fault simulation for synchronous sequential circuits
• Fast fault simulation for detecting erroneous connections in ICs
• Sequential fault occurrence and reconfiguration in system level diagnosis
• Decoding the results of diagnosing experiments in an asynchronous device with memory

This page was built for publication: Serial diagnostic fault simulation for synchronous sequential circuits

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3840905)