Simulation-based design of programmable systolic arrays

DOI10.1016/0010-4485(91)90019-SMaRDI QIDQ1182333zbMATH OpenFDO

Authors S. Singh

Publication date 28 June 1992

Published in CAD. Computer-Aided Design (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1016/0010-4485(91)90019-S

zbMATH Keywords

algorithmselectronics designsignal-processingsystolic arrays

Mathematics Subject Classification ID

Hardware implementations of nonnumerical algorithms (VLSI algorithms, etc.) (68W35)

Recommendations

• The Design of Optimal Systolic Arrays
• On the design of some systolic algorithms
• On high-speed computing with a programmable linear array
• scientific article; zbMATH DE number 108384

Cited in

(7)

• Polymorphic arrays: A novel VLSI layout for systolic computers
• Automatic design and partitioning of systolic/wavefront arrays for VLSI
• A system for evaluating performance and cost of SIMD array designs
• Systolic Array Synthesis using SFG Representations
• scientific article; zbMATH DE number 5605534 (Why is no real title available?)
• scientific article; zbMATH DE number 5701849 (Why is no real title available?)
• Generic systolic arrays: A methodology for systolic design

This page was built for publication: Simulation-based design of programmable systolic arrays

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q1182333)