The Design of Optimal Systolic Arrays
From MaRDI portal
Recommendations
Cited in
(70)- Systolic algorithms as programs
- Systolic processing for dynamic programming problems
- Two-dimensional iterative arrays: Characterizations and applications
- Array resolutions of linear maps
- Generating function and equivalent transformation for systolic arrays
- Array size anomaly of problem-size independent systolic arrays for matrix-vector multiplication
- Simulation-based design of programmable systolic arrays
- A methodology for algorithm regularization and mapping into time-optimal VLSI arrays
- New linear systolic arrays for the string comparison algorithm
- Systolic arrays for integer Chinese remaindering
- Modeling optimal granularity when adapting systolic algorithms to transputer based supercomputers
- The design of optimal planar systolic arrays for matrix multiplication
- An integrated systolic array design for video compression
- Efficient systolic array mapping of FIR filters used in PAM-QAM modulators
- An integrated approach to the design of processor arrays with systolic organization of computations
- A systolic array realization of the adaptive decision feedback equalizer.
- A systolic architecture for optimal filter design support
- The application of a sequence notation to the design of systolic computations
- Pin reduction through variable duplications and substitutions in a data dependence graph
- Optimal systolic array algorithms for tensor product
- scientific article; zbMATH DE number 4014035 (Why is no real title available?)
- THE MAGIC OF INTERLOCKING PROPERTY: FAST SYSTOLIC DESIGN
- Mapping full‐systolic arrays for matrix product on XILINX's XC4000(E,EX) FPGAs
- Systolic Array Synthesis using SFG Representations
- scientific article; zbMATH DE number 3845501 (Why is no real title available?)
- Computing correlation and convolution on bidirectional linear systolic array
- Design of a systolic array for computational solving of a nonstationary equation of heat conduction
- On the design of some systolic algorithms
- scientific article; zbMATH DE number 5701849 (Why is no real title available?)
- Forty-three ways of systolic matrix multiplication
- Optimisation of bidirectional systolic arrays with sparse input by ``folding
- scientific article; zbMATH DE number 3919827 (Why is no real title available?)
- scientific article; zbMATH DE number 3958734 (Why is no real title available?)
- scientific article; zbMATH DE number 4041235 (Why is no real title available?)
- On the implementation of acousto-optic cells for a “rotating” and “folding” algorithm systolization
- Systolic designs for the root-squaring method
- Minimum-diameter cyclic arrangements in mapping data-flow graphs onto VLSI arrays
- scientific article; zbMATH DE number 4078817 (Why is no real title available?)
- scientific article; zbMATH DE number 4082984 (Why is no real title available?)
- scientific article; zbMATH DE number 15659 (Why is no real title available?)
- scientific article; zbMATH DE number 108384 (Why is no real title available?)
- scientific article; zbMATH DE number 125597 (Why is no real title available?)
- scientific article; zbMATH DE number 139810 (Why is no real title available?)
- Overcoming chip-to-chip delays and clock skews
- scientific article; zbMATH DE number 1294397 (Why is no real title available?)
- An integral matrix-based technique for systematic systolic design
- Nineteen ways of systolic matrix multiplication
- Speeding up the systolic design in bidirectional linear arrays
- PROCESSOR-TIME-OPTIMAL SYSTOLIC ARRAYS
- scientific article; zbMATH DE number 4778 (Why is no real title available?)
- scientific article; zbMATH DE number 1822270 (Why is no real title available?)
- A NEW APPROACH TO FINDING OPTIMAL LINEAR SCHEDULES FOR UNIFORM DEPENDENCE ALGORITHMS†
- MODULAR FIXED-SIZE VLSI ARCHITECTURES FOR GENERAL MULTISPLITTING ITERATION
- scientific article; zbMATH DE number 882119 (Why is no real title available?)
- Generic systolic arrays: A methodology for systolic design
- Objective systolic arrays functions
- On high-speed computing with a programmable linear array
- scientific article; zbMATH DE number 2233534 (Why is no real title available?)
- Computational Science - ICCS 2004
- Realization of discrete Fourier transforms using a nesting algorithm
- Synthesis of systolic algorithm design
- A design of time-optimum and register-number-minimum systolic convolvers
- Systematic design of systolic correlators with application to parallel Blackman-Tukey spectral estimation
- New approach to parallel systolic algorithm implementations -- RLSL example
- A systolic array with applications to image processing and wire-routing in VLSI circuits
- The design and time analysis of a systolic array with asynchronous protocols for matrix multiplication
- Synthesis, structure and power of systolic computations
- Optimal tradeoffs for addition on systolic arrays
- Nonplanar switchable arrays
- Multilayered array computing
This page was built for publication: The Design of Optimal Systolic Arrays
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3690226)
