SPLASH-2
From MaRDI portal
Software:21584
swMATH9604MaRDI QIDQ21584FDOQ21584
Author name not available (Why is that?)
Cited In (20)
- Branch history register cache
- Transparent adaptation of sharing granularity in MultiView-based DSM systems
- Sensitivity of parallel applications to large differences in bandwidth and latency in two-layer interconnects
- Communication characteristics of large-scale scientific applications for contemporary cluster architectures.
- Instruction-throughput regulation in computer processors with data-center applications
- A case for chip multiprocessors based on the data-driven multithreading model
- A hybrid approach for the modelling and simulation of a virtually shared memory parallel computer architecture
- A shared-memory implementation of the hierarchical radiosity method
- Efficient utilization of shared caches in multicore architectures
- Performance regulation of event-driven dynamical systems using infinitesimal perturbation analysis
- Hypermatrix oriented supernode amalgamation
- A queueing theoretic approach for performance evaluation of low-power multi-core embedded systems
- Data race avoidance and replay scheme for developing and debugging parallel programs on distributed shared memory systems
- Dynamic data prefetching in home-based software DSMs
- Design and implementation of an agent home scheme strategy for prefetch-based DSM systems
- Extensible transactional memory testbed
- Title not available (Why is that?)
- Analysis of a sparse hypermatrix Cholesky with fixed-sized blocking
- Lightweight transactional memory systems for NoCs based architectures: design, implementation and comparison of two policies
- Limited multiple-writer: An approach to dealing with false sharing in software DSMs
This page was built for software: SPLASH-2
