Petrify
From MaRDI portal
Software:21763
No author found.
Related Items (25)
Some Basic Techniques Allowing Petri Net Synthesis: Complexity and Algorithmic Issues ⋮ Compact Representations and Efficient Algorithms for Operating Guidelines ⋮ Unnamed Item ⋮ Unnamed Item ⋮ Unnamed Item ⋮ Unnamed Item ⋮ Computer Aided Verification ⋮ Unnamed Item ⋮ Balsa: An Asynchronous Hardware Synthesis Language ⋮ Verification of asynchronous systems with an unspecified component ⋮ Component refinement and CSC-solving for STG decomposition ⋮ Applications and Theory of Petri Nets 2005 ⋮ Distributed simulation of asynchronous Hardware: The program driven synchronization protocol ⋮ Unnamed Item ⋮ Unnamed Item ⋮ Unnamed Item ⋮ A predictive synchronizer for periodic clock domains ⋮ Bounded choice-free Petri net synthesis: algorithmic issues ⋮ The Power of Prime Cycles ⋮ Petri Net Synthesis for Restricted Classes of Nets ⋮ STG decomposition strategies in combination with unfolding ⋮ Synthesising elementary net systems with localities ⋮ Verification of Asynchronous Circuits using Timed Automata ⋮ CADRE: An asynchronous embedded DSP for mobile phone applications ⋮ Checking timed Büchi automata emptiness efficiently
This page was built for software: Petrify
