Pages that link to "Item:Q4017665"
From MaRDI portal
The following pages link to Properties and performance bounds for timed marked graphs (Q4017665):
Displaying 11 items.
- Cycle time of a P-time event graph with affine-interdependent residence durations (Q481356) (← links)
- Cyclic scheduling for F.M.S.: Modelling and evolutionary solving approach (Q933521) (← links)
- Petri nets for the design and operation of manufacturing systems (Q1375146) (← links)
- Steady-state performance evaluation of continuous mono-T-semiflow Petri nets (Q1776410) (← links)
- Performance safety enforcement in strongly connected timed event graphs (Q2021327) (← links)
- Timed Petri nets with reset for pipelined synchronous circuit design (Q2117152) (← links)
- An upper bound on the cycle time of a stochastic marked graph using incomplete information on the transition firing time distributions (Q2389938) (← links)
- Performance safety enforcement in stochastic event graphs against boost and slow attacks (Q2665315) (← links)
- Timed event graph-based cyclic reconfigurable flow shop modelling and optimization (Q5444453) (← links)
- Firing rate optimization of cyclic timed event graphs by token allocations (Q5953543) (← links)
- Design and verification of pipelined circuits with timed Petri nets (Q6160969) (← links)
