ULM Implicants for Minimization of Univers Logic Module Circuits

DOI10.1109/TC.1977.1674858MaRDI QIDQ4140884zbMATH OpenOpenAlexFDO

Authors R. P. Voith

Publication date 1977

Published in IEEE Transactions on Computers (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1109/tc.1977.1674858

Mathematics Subject Classification ID

Recommendations

• A method for minimization design of two-level-logic networks using multiplexer universal logic modules
• Minimum Universal Logic Module Sequential Circuits with Decoders
• scientific article; zbMATH DE number 3902554
• Complexity and synthesis of minimal logic circuits using multiplexers
• Universality considerations in VLSI circuits
• Area-time tradeoffs for universal VLSI circuits
• scientific article; zbMATH DE number 5244373
• Minimization of Exclusive or and Logical Equivalence Switching Circuits
• Simplification of logical functions with application to circuits

Cited in

(6)

• A method for minimization design of two-level-logic networks using multiplexer universal logic modules
• A new universal logic gate (ULG3) based on OR-coincidence canonic expansion
• A new universal logic gate (ULG3) based on OR-coincidence canonic expansion
• scientific article; zbMATH DE number 3900682 (Why is no real title available?)
• Minimum Universal Logic Module Sequential Circuits with Decoders
• scientific article; zbMATH DE number 3570350 (Why is no real title available?)

This page was built for publication: ULM Implicants for Minimization of Univers Logic Module Circuits

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4140884)