Very Short Critical Path Implementation of AES with Direct Logic Gates

DOI10.1007/978-3-642-34117-5_4MaRDI QIDQ4912402zbMATH OpenOpenAlexFDO

Authors Kenta Nekado, Yasuyuki Nogami, Kengo Iokibe

Publication date 4 April 2013

Published in Advances in Information and Computer Security (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1007/978-3-642-34117-5_4

zbMATH Keywords

AESMixColumnsmixed basesSubBytestype-I optimal normal basis

Mathematics Subject Classification ID

Data encryption (aspects in computer science) (68P25) Cryptography (94A60)

Recommendations

• Advanced Encryption Standard – AES
• Pushing the limits: a very compact and a threshold implementation of AES
• scientific article; zbMATH DE number 2079921
• A Fast and Cache-Timing Resistant Implementation of the AES
• scientific article; zbMATH DE number 1941136
• Architectures and VLSI implementations of the AES-Proposal Rijndael
• scientific article; zbMATH DE number 1617920
• Implementation of the AES-128 on Virtex-5 FPGAs

Cited in

(1)

• Mixed bases for efficient inversion in \({\mathbb F}_{((2^2)^2)^2}\) and conversion matrices of \texttt{SubBytes} of AES

This page was built for publication: Very Short Critical Path Implementation of AES with Direct Logic Gates

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4912402)