An ASIC implementation of the AES S-boxes

DOI10.1007/3-540-45760-7_6MaRDI QIDQ4472066zbMATH OpenFDO

Authors Johannes Wolkerstorfer, Elisabeth Oswald, Mario Lamberger

Publication date 3 August 2004

Published in Lecture Notes in Computer Science (Search for Journal in Brave)

Full work available at URL http://link.springer.de/link/service/series/0558/bibs/2271/22710067.htm

zbMATH Keywords

advanced encryption standardapplication specific integrated circuitfinite field arithmeticinversionpipeliningscalabilitystandard-cell designvery large scale integration

Mathematics Subject Classification ID

Algebraic coding theory; cryptography (number-theoretic aspects) (11T71) Data encryption (aspects in computer science) (68P25) Cryptography (94A60) Analytic circuit theory (94C05)

Recommendations

• Using Normal Bases for Compact Hardware Implementations of the AES S-Box
• A Very Compact S-Box for AES
• A compact Rijndael hardware architecture with S-Box optimization
• Topics in Cryptology – CT-RSA 2005
• Advanced Encryption Standard – AES

Cited in

(17)

• Design of fault-resilient S-boxes for AES-like block ciphers
• Logic minimization techniques with applications to cryptology
• Extreme pipelining towards the best area-performance trade-off in hardware
• S-box pipelining using genetic algorithms for high-throughput AES implementations: how fast can we go?
• A Very Compact “Perfectly Masked” S-Box for AES
• A Very Compact S-Box for AES
• Using Normal Bases for Compact Hardware Implementations of the AES S-Box
• Practical Attacks on Masked Hardware
• AES side-channel countermeasure using random tower field constructions
• Hardware design and analysis of block cipher components
• An optimized S-Box circuit architecture for low power AES design
• A compact Rijndael hardware architecture with S-Box optimization
• Architectures and VLSI implementations of the AES-Proposal Rijndael
• Performance and Security Evaluation of AES S-Box-Based Glitch PUFs on FPGAs
• Very Short Critical Path Implementation of AES with Direct Logic Gates
• Topics in Cryptology – CT-RSA 2005
• Secure hardware implementation of nonlinear functions in the presence of glitches

This page was built for publication: An ASIC implementation of the AES S-boxes

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4472066)