Publication:866541

DOI10.1016/J.JDA.2005.06.006zbMATH Open1130.94338OpenAlexW2025635553MaRDI QIDQ866541FDOQ866541

Jürgen Werber, Dieter Rautenbach, Christian Szegedy

Publication date: 14 February 2007

Published in: Journal of Discrete Algorithms (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1016/j.jda.2005.06.006

zbMATH Keywords

delaycircuitdepthVLSI designcomputer arithmeticstraight-line program

Mathematics Subject Classification ID

Cites Work

• Title not available (Why is that?)
• Title not available (Why is that?)
• Title not available (Why is that?)
• Parallel Prefix Computation
• The delay of circuits whose inputs have specified arrival times
• On the Addition of Binary Numbers
• On the Time Required to Perform Addition

Cited In (4)

• The delay of circuits whose inputs have specified arrival times
• On the cost of optimal alphabetic code trees with unequal letter costs
• Constructing depth-optimum circuits for adders and \textsc{And}-\textsc{Or} paths
• Fast prefix adders for non-uniform input arrival times

This page was built for publication: Delay optimization of linear depth Boolean circuits with prescribed input arrival times

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q866541)