A Very Compact S-Box for AES

From MaRDI portal
Revision as of 00:39, 5 February 2024 by Import240129110113 (talk | contribs) (Created automatically from import240129110113)
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)

Publication:3522145

DOI10.1007/11545262_32zbMath1319.94054OpenAlexW2149174385MaRDI QIDQ3522145

David Canright

Publication date: 29 August 2008

Published in: Cryptographic Hardware and Embedded Systems – CHES 2005 (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1007/11545262_32



Related Items

Logic minimization techniques with applications to cryptology, Homomorphic AES evaluation using the modified LTV scheme, $\textnormal{\textsc{TWINE}}$: A Lightweight Block Cipher for Multiple Platforms, Atomic-AES: A Compact Implementation of the AES Encryption/Decryption Core, Improved upper bounds for the expected circuit complexity of dense systems of linear equations over \(\mathrm{GF}(2)\), Quantum reversible circuit of AES-128, Side-channel cryptographic attacks using pseudo-Boolean optimization, AES side-channel countermeasure using random tower field constructions, ALE: AES-Based Lightweight Authenticated Encryption, Spin me right round rotational symmetry for FPGA-specific AES: extended version, Optimized quantum implementation of AES, Implementation of the AES-128 on Virtex-5 FPGAs, A Very Compact “Perfectly Masked” S-Box for AES, A New Design of Substitution Box with Ideal Strict Avalanche Criterion, A Tale of Two Shares: Why Two-Share Threshold Implementation Seems Worthwhile—and Why It Is Not, How fast can SM4 be in software?, Uniform first-order threshold implementations, All the AES you need on Cortex-M3 and M4, Quantum circuit implementations of AES with fewer qubits, An Efficient Side-Channel Protected AES Implementation with Arbitrary Protection Order, Fully homomorphic SIMD operations, Using Normal Bases for Compact Hardware Implementations of the AES S-Box, Secure hardware implementation of nonlinear functions in the presence of glitches, A First-Order SCA Resistant AES Without Fresh Randomness, A stream/block combination image encryption algorithm using logistic matrix to scramble, Об эксплуатационных качествах одного перспективного блочного шифра типа LSX, How Fast Can Higher-Order Masking Be in Software?, A survey of some recent bit-parallel \(\mathrm{GF}(2^n)\) multipliers, Secure Hardware Implementation of Non-linear Functions in the Presence of Glitches, Cryptanalysis of CLEFIA Using Differential Methods with Cache Trace Patterns, Boosting AES Performance on a Tiny Processor Core, Exploring Energy Efficiency of Lightweight Block Ciphers, Efficient systolic multiplications in composite fields for cryptographic systems, Some efficient quantum circuit implementations of Camellia, Cancellation-free circuits in unbounded and bounded depth, New quantum circuit implementations of SM4 and SM3