A unified framework for race analysis of asynchronous networks

DOI10.1145/58562.59301MaRDI QIDQ3820536zbMATH OpenOpenAlexFDO

Authors Carl-Johan H. Seger, Janusz Brzozowski

Publication date 1989

Published in Journal of the ACM (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1145/58562.59301

zbMATH Keywords

asynchronous circuitsdirect graphfeedback variablesgate and MOS circuitsrace analysis modelstate transitionsswitch-level modelsternary simulationvertex excitation functions

Mathematics Subject Classification ID

Recommendations

• scientific article; zbMATH DE number 8785
• Generalized ternary simulation of sequential circuits
• scientific article; zbMATH DE number 4201658
• An optimistic ternary simulation of gate races
• scientific article; zbMATH DE number 8771

Cited in

(6)

• Racing conditions in analog combinational circuits composed of adders and multipliers
• A ternary logic model for recurrent neuromime networks with delay
• Bounded model checking of infinite state systems
• scientific article; zbMATH DE number 3906402 (Why is no real title available?)
• Gate circuits in the algebra of transients
• On the existence of speed-independent circuits

This page was built for publication: A unified framework for race analysis of asynchronous networks

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3820536)