An optimistic ternary simulation of gate races
From MaRDI portal
Recommendations
Cites work
- A Characterization of Ternary Simulation of Gate Networks
- A Switch-Level Model and Simulator for MOS Digital Systems
- Hazard Detection in Combinational and Sequential Switching Circuits
- scientific article; zbMATH DE number 3956984 (Why is no real title available?)
- scientific article; zbMATH DE number 3959288 (Why is no real title available?)
- scientific article; zbMATH DE number 3483927 (Why is no real title available?)
- On a Ternary Model of Gate Networks
Cited in
(8)- Racing conditions in analog combinational circuits composed of adders and multipliers
- scientific article; zbMATH DE number 5788647 (Why is no real title available?)
- scientific article; zbMATH DE number 3906402 (Why is no real title available?)
- scientific article; zbMATH DE number 3956984 (Why is no real title available?)
- A Characterization of Ternary Simulation of Gate Networks
- A unified framework for race analysis of asynchronous networks
- Generalized ternary simulation of sequential circuits
- Constructive Boolean circuits and the exactness of timed ternary simulation
This page was built for publication: An optimistic ternary simulation of gate races
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q1106812)