Dynamically reconfigurable encryption system of the AES

DOI10.1007/BF02831822MaRDI QIDQ3443223zbMATH OpenOpenAlexFDO

Authors Youren Wang, Li Wang, Rui Yao, Zhai Zhang, Jiang Cui

Publication date 1 June 2007

Published in Wuhan University Journal of Natural Sciences (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1007/bf02831822

zbMATH Keywords

advanced encryption standard algorithmcipher keydynamically reconfigurable hardwarefield programmable gate array

Mathematics Subject Classification ID

Data encryption (aspects in computer science) (68P25)

Recommendations

• scientific article; zbMATH DE number 1504813
• Design and implementation of a high-speed reconfigurable cipher chip
• Implementation of the AES-128 on Virtex-5 FPGAs
• scientific article; zbMATH DE number 1878325
• scientific article; zbMATH DE number 1844641

Cited in

(2)

• Integrating FPGA/ASIC into cryptographic storage systems to avoid re-encryption
• scientific article; zbMATH DE number 1504813 (Why is no real title available?)

This page was built for publication: Dynamically reconfigurable encryption system of the AES

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3443223)