Single-chip FPGA implementation of the advanced encryption standard algorithm
From MaRDI portal
Recommendations
- Advanced Encryption Standard – AES
- High performance single-chip FPGA Rijndael algorithm implementations
- scientific article; zbMATH DE number 1941137
- Implementation of the AES-128 on Virtex-5 FPGAs
- scientific article; zbMATH DE number 2138796
- Design and implementation of cryptographic modules on FPGAs
- A Versatile Pipelined Hardware Implementation for Encryption and Decryption Using Advanced Encryption Standard
- Efficient VLSI architectures for the advanced encryption standard algorithm
Cited in
(18)- Rijndael FPGA implementations utilising look-up tables
- Design and implementation of cryptographic modules on FPGAs
- IDEA cryptographic processor in FPGA
- Design and implementation of a high-speed reconfigurable cipher chip
- Dynamically reconfigurable encryption system of the AES
- Implementation of the AES-128 on Virtex-5 FPGAs
- AES on FPGA from the Fastest to the Smallest
- Design and Implementation of an FPGA-Based 1.452-Gbps Non-pipelined AES Architecture
- Fast DES implementations for FPGAs and its application to a universal key-search machine
- scientific article; zbMATH DE number 1941136 (Why is no real title available?)
- scientific article; zbMATH DE number 2044534 (Why is no real title available?)
- A dynamic FPGA implementation of the Serpent block cipher
- JBits\(^{TM}\) implementations of the advanced encryption standard (Rijndael)
- Architectural optimization for a 1. 82 Gbits/sec VLSI implementation of the AES Rijndael algorithm
- High performance single-chip FPGA Rijndael algorithm implementations
- Advanced Encryption Standard – AES
- A Versatile Pipelined Hardware Implementation for Encryption and Decryption Using Advanced Encryption Standard
- Resource efficient implementation of T-boxes in AES on virtex-5 FPGA
This page was built for publication: Single-chip FPGA implementation of the advanced encryption standard algorithm
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4786104)