Fault security analysis of CMOS VLSI circuits using defect-injectable VHDL models

DOI10.1016/S0167-9260(02)00043-3MaRDI QIDQ4788466zbMATH OpenOpenAlexFDO

Authors Donald Shaw, Come Rozon, Dhamin Al-Khalili

Publication date 22 January 2003

Published in Integration (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1016/s0167-9260(02)00043-3

zbMATH Keywords

fault modelingVHDLCMOS defectsfault security

Mathematics Subject Classification ID

Hardware implementations of nonnumerical algorithms (VLSI algorithms, etc.) (68W35) Computer system organization (68M99)

Recommendations

• scientific article; zbMATH DE number 1844672
• Delay fault models for VLSI circuits
• Development of tests for VLSI circuit testability at the upper design levels
• Iddq testing-based diagnosis of faults in CMOS-circuits
• scientific article; zbMATH DE number 1526144

Cited in

(2)

• scientific article; zbMATH DE number 1844672 (Why is no real title available?)
• The development of technology-independent metrics for evaluation of the masking properties of logic

This page was built for publication: Fault security analysis of CMOS VLSI circuits using defect-injectable VHDL models

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4788466)