Delay fault models for VLSI circuits

DOI10.1016/S0167-9260(98)00019-4MaRDI QIDQ4225360zbMATH OpenOpenAlexFDO

Authors Irith Pomeranz, Sudhakar M. Reddy

Publication date 12 January 1999

Published in Integration (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1016/s0167-9260(98)00019-4

zbMATH Keywords

delay defectsfunctional delay faultsgate delay faultspath delay faultstransition faults

Mathematics Subject Classification ID

Computer system organization (68M99)

Recommendations

• An analytical delay model
• Design for delay verifiability
• Properties of pairs of test vectors detecting path delay faults in high performance VLSI logical circuits
• On the number of tests to detect all path delay faults in combinational logic circuits
• Test generation for path delay faults using binary decision diagrams

Cited in

(3)

• Delay-time modelling and critical-path verification for CMOS digital designs
• Fault security analysis of CMOS VLSI circuits using defect-injectable VHDL models
• scientific article; zbMATH DE number 7300393 (Why is no real title available?)

This page was built for publication: Delay fault models for VLSI circuits

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4225360)