Higher-level hardware synthesis.

DOI10.1007/B95732MaRDI QIDQ1883991zbMATH OpenOpenAlexFDO

Authors Richard Sharp

Publication date 21 October 2004

Published in Lecture Notes in Computer Science (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1007/b95732

Mathematics Subject Classification ID

Research exposition (monographs, survey articles) pertaining to computer science (68-02) Computer system organization (68M99)

Recommendations

• Separation logic for high-level synthesis
• scientific article; zbMATH DE number 514046
• scientific article; zbMATH DE number 1852161
• scientific article; zbMATH DE number 525296
• Publication:4936174

Cited in

(6)

• Parallel algorithms development for programmable devices with application from cryptography
• scientific article; zbMATH DE number 2068049 (Why is no real title available?)
• Separation logic for high-level synthesis
• scientific article; zbMATH DE number 1852145 (Why is no real title available?)
• Research on hardware design patterns based on metaprogramming techniques
• Synthesizable high level hardware descriptions

This page was built for publication: Higher-level hardware synthesis.

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q1883991)