A higher-level language for hardware synthesis

DOI10.1007/3-540-44798-9_20MaRDI QIDQ4787232zbMATH OpenFDO

Authors Richard Sharp, Alan Mycroft

Publication date 9 January 2003

Published in Lecture Notes in Computer Science (Search for Journal in Brave)

Full work available at URL http://link.springer.de/link/service/series/0558/bibs/2144/21440228

Mathematics Subject Classification ID

Mathematical problems of computer architecture (68M07) Theory of compilers and interpreters (68N20) Computing methodologies and applications (68U99)

Recommendations

• Hardware synthesis using SAFL and application to processor design (invited talk)
• Correct hardware synthesis
• A statistically allocated parallel functional language
• scientific article; zbMATH DE number 1979559
• Hardware/software co-design using functional languages

Cited in

(12)

• SIMD language design using prescriptive semantics
• Higher-level hardware synthesis.
• Hardware/software co-design using functional languages
• A calculus for hardware description
• Geometry of synthesis: a structured approach to VLSI design
• A reflective functional language for hardware design and theorem proving
• scientific article; zbMATH DE number 139817 (Why is no real title available?)
• scientific article; zbMATH DE number 1310108 (Why is no real title available?)
• Hardware synthesis using SAFL and application to processor design (invited talk)
• Functional Netlists
• Synthesizable high level hardware descriptions
• Correct hardware synthesis

Describes a project that uses

Uses Software

• SAFL

This page was built for publication: A higher-level language for hardware synthesis

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4787232)