Modelling and design considerations on CML gates under high-current effects

DOI10.1002/CTA.333MaRDI QIDQ3372408zbMATH OpenOpenAlexFDO

Authors Massimo Alioto, G. Palumbo

Publication date 21 February 2006

Published in International Journal of Circuit Theory and Applications (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1002/cta.333

zbMATH Keywords

delay modelbipolarhigh-speedCurrent-Mode Logic

Mathematics Subject Classification ID

Analytic circuit theory (94C05)

Recommendations

• Modelling of source-coupled logic gates
• Analytical transient response of MOS current mirrors
• Power-delay optimization of D-latch/MUX source coupled logic gates
• Simple and accurate modeling of the output transition time in nanometer CMOS gates
• On-chip inductance in high speed integrated circuits

Cited in

(2)

• Hybrid drift‐diffusion–TLM analysis of high‐speed and high‐output UTC traveling‐wave photodetectors
• Power-delay optimization of D-latch/MUX source coupled logic gates

This page was built for publication: Modelling and design considerations on CML gates under high-current effects

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3372408)