D. V. Efanov

Available identifiers

Publication	Date of Publication	Type
Boolean-complement based fault-tolerant electronic device architectures	2021-11-26	Paper
Sum codes with fixed values of multiplicities for detectable unidirectional and asymmetrical errors for technical diagnostics of discrete systems	2020-01-27	Paper
Synthesis of self-checking combination devices based on allocating special groups of outputs	2018-11-05	Paper
Sum codes with efficient detection of twofold errors for organization of concurrent error-detection systems of logical devices	2018-10-17	Paper
Conditions for detecting a logical element fault in a combination device under concurrent checking based on Berger's code	2017-08-24	Paper
New structures of the concurrent error detection systems for logic circuits	2017-05-22	Paper
Applications of modular summation codes to concurrent error detection systems for combinational Boolean circuits	2016-04-15	Paper
On codes with summation of data bits in concurrent error detection systems	2015-03-13	Paper
Summation codes for organization of control of combinational circuits	2014-10-15	Paper
On summation code properties in functional control circuits	2011-01-03	Paper

This page was built for person: D. V. Efanov