G. P. Aksenova

Available identifiers

Publication	Date of Publication	Type
Localization of multiple faults with group control on a discrete device	2018-04-06	Paper
Increasing resolvability for the matrix fault localization method	2017-01-20	Paper
A matrix method for PLD failure localization	2013-12-11	Paper
Decomposition of discrete devices for testable transformation	2013-11-11	Paper
Compaction of test response at self-testing in the programmable logic matrices	2013-08-01	Paper
The method of parallel-sequential built-in self-testing in integrated circuits of the type sFPGAs	2007-06-14	Paper
Optimization of parallel-series self-testing for discrete devices	2005-08-08	Paper
A binary-counter exhaustive test generator for a class of finite-memory synchronous automata	2004-10-18	Paper
Restoring duplicated devices using data complementation	1987-01-01	Paper
Necessary and sufficient conditions for the synthesis of completely testable modulo 2 convolution circuits	1979-01-01	Paper
Design of self-checking built-in check circuits for automata with memory	1975-01-01	Paper
Method of synthesizing built-in monitoring arrangements for automata with memory	1973-01-01	Paper
Synthesis of built-in test circuits for automata with memory	1971-01-01	Paper

This page was built for person: G. P. Aksenova