scientific article; zbMATH DE number 434708

zbMATH Open0794.93067MaRDI QIDQ3139548FDOQ3139548

Authors: Ben M. Chen, Ali Saberi, Peddapullaiah Sannuti, Y. Shamash 

Publication date: 2 January 1994

Title of this publication is not available (Why is that?)

Recommendations

• Discrete-time loop transfer recovery for systems with nonminimum phase zeros and time delays
• Frequency domain tradeoffs in loop transfer recovery for multivariable nonminimum phase discrete-time systems
• Loop Transfer Recovery Techniques for Discrete-Time Non-Minimum Phase Plants with Feedback Delays.
• H∞ loop transfer recovery synthesis of discrete-time systems
• scientific article; zbMATH DE number 824652
• scientific article; zbMATH DE number 480274
• Loop transfer recovery for linear systems with delays in the state and the output
• Discrete‐time loop transfer recovery with multistep delays
• Theory of LTR for non-minimum phase systems, recoverable target loops, and recovery in a subspace Part 1. Analysis
• Loop transfer recovery techniques for discrete-time optimal regulators using prediction estimators

zbMATH Keywords

loop transfer recoverycontroller design methodologysynthesis counterpart

Mathematics Subject Classification ID

Linear systems in control theory (93C05) Discrete-time control/observation systems (93C55) Frequency-response methods in control theory (93C80)

Cited In (17)

• On the recovery procedure for LQG systems
• Frequency domain tradeoffs in loop transfer recovery for multivariable nonminimum phase discrete-time systems
• Applications of a compact controller architecture
• Loop transfer recovery design using biased and unbiased controllers
• Loop shaping design related to LQG/LTR for SISO minimum phase plants
• Integral controller design based on disturbance cancellation: partial LTR approach for non-minimum phase plants
• Loop transfer recovery for nonminimum phase plants
• Loop transfer recovery techniques for discrete-time optimal regulators using prediction estimators
• Discrete‐time loop transfer recovery via generalized sampled‐data hold functions based compensator
• Discrete-time loop transfer recovery for systems with nonminimum phase zeros and time delays
• Title not available (Why is that?)
• H∞ loop transfer recovery synthesis of discrete-time systems
• Loop transfer recovery design via new observer‐based and css architecture‐based controllers
• \(H^ \infty\)/LTR procedure with specified degree of recovery
• Title not available (Why is that?)
• Title not available (Why is that?)
• Necessary and sufficient conditions for a nonminimum phase plant to have a recoverable target loop. A stable compensator design for LTR

This page was built for publication:

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3139548)