scientific article; zbMATH DE number 139980

MaRDI QIDQ4028338zbMATH OpenFDO

Authors Mark B. Josephs, Rudolf H. Mak, Jan Tijmen Udding, Tom Verhoeff, Jelio T. Yantchev

Publication date 28 March 1993

zbMATH Keywords

asynchronous circuit design techniquesCSP-like algebraic formalismdelay-insensitive circuitsgeneral purpose message router

Mathematics Subject Classification ID

Review text

[For the entire collection see Zbl 0747.00051.] Using formal asynchronous circuit design techniques, the authors design a general purpose message router. Ideal switching elements are connected together in a regular way to implement the design. The results are given in terms of a CSP-like algebraic formalism which is useful for delay- insensitive circuits.

Recommendations

• Asynchronous datapaths and the design of an asynchronous adder
• A formal approach to designing delay-insensitive circuits
• scientific article; zbMATH DE number 8771
• Hardware and Petri nets: Application to asynchronous circuit design
• scientific article; zbMATH DE number 1953116

Cited in

(3)

• CADRE: An asynchronous embedded DSP for mobile phone applications
• Specification of an asynchronous on-chip bus
• Asynchronous datapaths and the design of an asynchronous adder

This page was built for publication:

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4028338)