Capacity-constrained scheduling for a logic IC final test facility

DOI10.1080/0020754032000123588MaRDI QIDQ4474709zbMATH OpenOpenAlexFDO

Authors

Publication date 12 July 2004

Published in International Journal of Production Research (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1080/0020754032000123588

Mathematics Subject Classification ID

Deterministic scheduling theory in operations research (90B35)

Recommendations

• Semiconductor final-test scheduling under setup operator constraints
• Finite-capacity production planning algorithms for a semiconductor wafer fabrication facility
• Capacity-filtering algorithms for finite-capacity planning of a flexible flow line
• Design and validation of heuristic algorithms for simulation-based scheduling of a semiconductor backend facility
• Short-term capacity allocation problem with tool and setup constraints

Cites work

• A local search heuristic for unrelated parallel machine scheduling with efficient neighborhood search
• Rolling horizon algorithms for a single-machine dynamic scheduling problem with sequence-dependent setup times
• Rolling horizon procedures for dynamic parallel machine scheduling with sequence-dependent setup times

Cited in

(10)

• Scheduling of unrelated parallel manufacturing cells with limited human resources
• Semiconductor final-test scheduling under setup operator constraints
• Capacity planning with sequential two-level time constraints in the back-end process of wafer fabrication
• Semiconductor final test scheduling with Sarsa\((\lambda , k)\) algorithm
• Capacity planning with reconfigurable kits in semiconductor test manufacturing
• In-house development of scheduling decision support systems: case study for scheduling semiconductor device test operations
• Scheduling semiconductor multihead testers using metaheuristic techniques embedded with lot-specific and configuration-specific information
• Infinite capacity planning for IC packaging plants
• Capacity-constrained production scheduling of multiple vehicle programs in an automotive pilot plant
• Design and validation of heuristic algorithms for simulation-based scheduling of a semiconductor backend facility

This page was built for publication: Capacity-constrained scheduling for a logic IC final test facility

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4474709)