On fault-tolerant structure, distributed fault-diagnosis, reconfiguration, and recovery of the array processors
From MaRDI portal
Publication:4732082
Recommendations
- Dynamically Restructurable Fault-Tolerant Processor Network Architectures
- Reconciling fault-tolerant distributed computing and systems-on-chip
- A study of two approaches for reconfiguring fault-tolerant systolic arrays
- scientific article; zbMATH DE number 4115981
- Restructuring for fault-tolerant systolic arrays
- scientific article; zbMATH DE number 4043772
Cited in
(10)- An architecture for tolerating processor failures in shared-memory multiprocessors
- A fault-tolerant real-time multiprocessor with a built-in recovery mechanism
- scientific article; zbMATH DE number 4043772 (Why is no real title available?)
- scientific article; zbMATH DE number 5503714 (Why is no real title available?)
- Testing and reconfiguration of VLSI linear arrays
- Fault tolerance in autonomous acoustic arrays
- Degradable self-restructuring of processor arrays by direct spare replacement
- Dynamically Restructurable Fault-Tolerant Processor Network Architectures
- Run-Time Recovery Mechanism for Transient and Permanent Hardware Faults Based on Distributed, Self-Organized Dynamic Partially Reconfigurable Systems
- A built-in self-repair circuit for restructuring mesh-connected processor arrays by direct spare replacement
This page was built for publication: On fault-tolerant structure, distributed fault-diagnosis, reconfiguration, and recovery of the array processors
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4732082)