On reconfigurability of VLSI linear arrays

DOI10.1007/3-540-57155-8_279MaRDI QIDQ5060146zbMATH OpenOpenAlexFDO

Authors Roberto De Prisco, Angelo Monti

Publication date 18 January 2023

Published in Lecture Notes in Computer Science (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1007/3-540-57155-8_279

Mathematics Subject Classification ID

Analysis of algorithms (68W40) Computational difficulty of problems (lower bounds, completeness, difficulty of approximation, etc.) (68Q17) Reliability, testing and fault tolerance of networks and computer systems (68M15)

Recommendations

• Testing and reconfiguration of VLSI linear arrays
• scientific article; zbMATH DE number 4115981
• Catastrophic faults in reconfigurable systolic linear arrays
• On testing for catastrophic faults in reconfigurable arrays with arbitrary link redundancy
• scientific article; zbMATH DE number 1735657

Cited in

(20)

• Harvest rate of reconfigurable pipelines
• On high-speed computing with a programmable linear array
• A new class of efficient algorithms for reconfiguration of memory arrays
• scientific article; zbMATH DE number 53430 (Why is no real title available?)
• On the complexity of testing for catastrophic faults
• scientific article; zbMATH DE number 4070324 (Why is no real title available?)
• Fault tolerant algorithms for a linear array with a reconfigurable pipelined bus system*
• scientific article; zbMATH DE number 2089973 (Why is no real title available?)
• Linear placement algorithms and applications to VLSI design
• Polymorphic arrays: A novel VLSI layout for systolic computers
• Testing and reconfiguration of VLSI linear arrays
• Counting the number of fault patterns in redundant VLSI arrays
• Catastrophic faults in reconfigurable systolic linear arrays
• Reconfiguration for Repair in a Class of Universal Logic Modules
• The total system reliabilities for fault-tolerant self-reconfigurable array systems
• scientific article; zbMATH DE number 1735657 (Why is no real title available?)
• Distributed Computing - IWDC 2004
• An Array Layout Methodology for VLSI Circuits
• Reconfiguring Arrays with Faults Part I: Worst-Case Faults
• scientific article; zbMATH DE number 4115981 (Why is no real title available?)

This page was built for publication: On reconfigurability of VLSI linear arrays

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q5060146)