swMATH12910MaRDI QIDQ24833FDOQ24833
Author name not available (Why is that?)
Official website: https://people.eecs.berkeley.edu/~alanmi/abc/
Source code repository: https://github.com/berkeley-abc/abc
Cited In (only showing first 100 items - show all)
- Partial order reduction for deep bug finding in synchronous hardware
- Automated and scalable verification of integer multipliers
- Advanced exact synthesis of Clifford+T circuits
- Model checking data flows in concurrent network updates
- BoSy
- Delag
- Transfer of model checking to industrial practice
- Symbolic trajectory evaluation
- Scaling up livelock verification for network-on-chip routing algorithms
- Title not available (Why is that?)
- Advanced Boolean techniques. Selected papers from the 13th international workshop on Boolean problems, Bremen, Germany, September 19--21, 2018
- Evaluating ESOP Optimization Methods in Quantum Compilation Flows
- Owl
- Pacheck
- Cyclic-routing of unmanned aerial vehicles
- SAT-Based Formula Simplification
- Boolean functional synthesis: hardness and practical algorithms
- Unbeast
- The QBF Gallery: behind the scenes
- Practical synthesis of reactive systems from LTL specifications via parity games
- A temporal logic for asynchronous hyperproperties
- Progress in certifying hardware model checking results
- Verified cryptographic code for everybody
- Skolem functions for DQBF
- GANAK
- Kissat
- Compact and efficiently verifiable models for concurrent systems
- Shield synthesis
- RAReQS
- Labelled interpolation systems for hyper-resolution, clausal, and local proofs
- Improving characteristics of LUT-based mealy FSMs
- Automated formal analysis and verification: an overview
- Benchmarking a model checker for algorithmic improvements and tuning for performance
- Verifying chemical reaction network implementations: a pathway decomposition approach
- Optimization techniques for Craig interpolant compaction in unbounded model checking
- Sally
- Unified QBF certification and its applications
- WALA
- SPOT
- STABLE
- ESPRESSO
- TASTY
- VATA
- RevKit
- MTBDD
- QMDD
- Capo
- Wattch
- VeriCon
- Transalg
- Jimple
- nuXmv
- Mosel
- Antichains
- VS3
- JKind
- STEWord
- Chisel
- EnerJ
- Sharemind
- ANaConDA
- Acacia+
- CAQE
- Z34Bio
- FlowDroid
- Rosette
- AIGER
- petBoss
- Anteater
- Yosys
- AdamMC
- FatTire
- Strix
- Kuai
- zUpdate
- tiny_sha3
- Visual DSD
- Frigate
- Pyverilog
- Rely
- GenMul
- PolyCleaner
- RevSCA
- multgen
- EPFL
- VIS
- Solving SAT (and MaxSAT) with a quantum annealer: foundations, encodings, and preliminary results
- Heuristic NPN classification for large functions using AIGs and LEXSAT
- Verifying deadlock-freedom of communication fabrics
- Improving the LUT count for mealy FSMS with transformation of output collections
- Encodings of bounded synthesis
- Ancilla-free synthesis of large reversible functions using binary decision diagrams
- Oink
- Btor2Tools
- CoSA
- SAT-Based Synthesis Methods for Safety Specs
- On compiling Boolean circuits optimized for secure multi-party computation
- Rewriting environment for arithmetic circuit verification
- Symbolic trajectory evaluation for word-level verification: theory and implementation
- Incremental column-wise verification of arithmetic circuits using computer algebra
This page was built for software: ABC
