Systolic array processing of the Viterbi algorithm

DOI10.1109/18.42179MaRDI QIDQ3824232zbMATH OpenOpenAlexFDO

Authors Chi-Yung Chang, Kung Yao

Publication date 1989

Published in IEEE Transactions on Information Theory (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1109/18.42179

zbMATH Keywords

convolutional codesstrongly connected trellis decodingsystolic arraysViterbi algorithm

Mathematics Subject Classification ID

Convolutional codes (94B10) Decoding (94B35)

Recommendations

• A parallel Viterbi decoding algorithm
• SYSTOLIC ARRAY PROCESSING OF THE SEQUENTIAL DECODING ALGORITHM
• A parallel Viterbi decoder for block cyclic and convolution codes
• Analysis of convolutional encoders and synthesis of rate-2/n Viterbi decoders
• Decoding of convolutional codes using a syndrome trellis

Cited in

(10)

• A parallel Viterbi decoder for block cyclic and convolution codes
• An efficient in-place VLSI architecture for Viterbi algorithm
• Interleaved convolutional code and its Viterbi decoder architecture
• Metric based Viterbi decoder node synchronization
• scientific article; zbMATH DE number 139810 (Why is no real title available?)
• scientific article; zbMATH DE number 1135090 (Why is no real title available?)
• scientific article; zbMATH DE number 1504675 (Why is no real title available?)
• FPGA design and implementation of a low-power systolic array-based adaptive Viterbi decoder
• Analysis of convolutional encoders and synthesis of rate-2/n Viterbi decoders
• SYSTOLIC ARRAY PROCESSING OF THE SEQUENTIAL DECODING ALGORITHM

This page was built for publication: Systolic array processing of the Viterbi algorithm

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3824232)