Formal synthesis of closed-form sampled-data controllers for nonlinear continuous-time systems under STL specifications
DOI10.1016/j.automatica.2022.110184zbMath1485.93338arXiv2006.04260OpenAlexW3033567324MaRDI QIDQ2116657
Niklas Kochdumper, Manuel jun. Mazo, Matthias Althoff, Cees Ferdinand Verdier
Publication date: 18 March 2022
Published in: Automatica (Search for Journal in Brave)
Full work available at URL: https://arxiv.org/abs/2006.04260
temporal logicreachability analysisoptimal controller synthesis for systems with uncertaintiesachievable controller performanceformal controller synthesis
Nonlinear systems in control theory (93C10) Sampled-data control/observation systems (93C57) Attainable sets, reachability (93B03)
Uses Software
Cites Work
- Unnamed Item
- Unnamed Item
- Unnamed Item
- Unnamed Item
- Robustness of temporal logic specifications for continuous-time signals
- STL model checking of continuous and hybrid systems
- Formal methods for discrete-time dynamical systems
- Set-based control for disturbed piecewise affine systems with state and actuation constraints
- Feedback control strategies for multi-agent systems under a fragment of signal temporal logic tasks
- δ-Complete Decision Procedures for Satisfiability over the Reals
- Reachability analysis of nonlinear systems using conservative polynomialization and non-convex sets
- Reactive synthesis from signal temporal logic specifications
- Robust Satisfaction of Temporal Logic over Real-Valued Signals
- Verification and Control of Hybrid Systems
- Formal Guarantees in Data-Driven Model Identification and Control Synthesis
- dReal: An SMT Solver for Nonlinear Theories over the Reals
- Approximately Bisimilar Symbolic Models for Incrementally Stable Switched Systems
- Utilizing dependencies to obtain subsets of reachable sets
- Reachability and Control Synthesis for Piecewise-Affine Hybrid Systems on Simplices
- Feedback Refinement Relations for the Synthesis of Symbolic Controllers
- Synthesis of Reactive Switching Protocols From Temporal Logic Specifications
- Formal Techniques, Modelling and Analysis of Timed and Fault-Tolerant Systems
This page was built for publication: Formal synthesis of closed-form sampled-data controllers for nonlinear continuous-time systems under STL specifications
