STL*: extending signal temporal logic with signal-value freezing operator
From MaRDI portal
Publication:2453214
DOI10.1016/j.ic.2014.01.012zbMath1311.68085OpenAlexW2034837094MaRDI QIDQ2453214
T. Vejpustek, P. Dluhoš, David Šafránek, Luboš Brim
Publication date: 6 June 2014
Published in: Information and Computation (Search for Journal in Brave)
Full work available at URL: https://doi.org/10.1016/j.ic.2014.01.012
Specification and verification (program logics, model checking, etc.) (68Q60) Temporal logic (03B44) Biological rhythms and synchronization (92B25)
Related Items (5)
Quantitative monitoring of STL with edit distance ⋮ A few lessons learned in reinforcement learning for quadcopter attitude control ⋮ Quantifying conformance using the Skorokhod metric ⋮ Unnamed Item ⋮ Incremental reasoning in probabilistic signal temporal logic
Uses Software
Cites Work
- Unnamed Item
- CTRL: extension of CTL with regular expressions and fairness operators to verify genetic regulatory networks
- Detecting synchronisation of biological oscillators by model checking
- Query-based verification of qualitative trends and oscillations in biochemical systems
- Robust Satisfaction of Temporal Logic over Real-Valued Signals
- A really temporal logic
- The benefits of relaxing punctuality
- On Temporal Logic and Signal Processing
- Hybrid Systems: Computation and Control
- Checking Temporal Properties of Discrete, Timed and Continuous Behaviors
- Formal Techniques, Modelling and Analysis of Timed and Fault-Tolerant Systems
This page was built for publication: STL*: extending signal temporal logic with signal-value freezing operator