Logic Test Pattern Generation Using Linear Codes

DOI10.1109/TC.1984.1676501MaRDI QIDQ3335684zbMATH OpenOpenAlexFDO

Authors Donald T. Tang, C. L. Chen

Publication date 1984

Published in IEEE Transactions on Computers (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1109/tc.1984.1676501

zbMATH Keywords

integrated circuitstest pattern generationVLSI testingexhaustive test patternslinear feedback shift-registerslinear polynomial codesLogic testing

Mathematics Subject Classification ID

Linear codes (general theory) (94B05)

Recommendations

• Exhaustive test pattern generation using cyclic codes
• Verification Testing—A Pseudoexhaustive Test Technique
• Synthesis of pseudorandom test pattern generators
• Provably good pattern generators for a random pattern test
• Graph partitioning applied to the logic testing of combinational circuits

Cited in

(12)

• Computational Science and Its Applications – ICCSA 2004
• Formal Methods for Hardware Verification
• The use of linear sums in exhaustive testing
• Efficient VLSI fault simulation
• Graph partitioning applied to the logic testing of combinational circuits
• Analysis of a PRSA generator
• Verification Testing—A Pseudoexhaustive Test Technique
• The pseudorandom sequence of arrays
• Generating a PRSA with triangular symmetry
• \(t\)-CIS codes over \(\mathrm{GF}(p)\) and orthogonal arrays
• Exhaustive test pattern generation using cyclic codes
• Recursive generation of locally complete tests

This page was built for publication: Logic Test Pattern Generation Using Linear Codes

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3335684)